


ECT 213 Digital Electronics

Lecture 2
Sections of Chp 2 / Instructor Notes / Floyd Chp 1
Digital Signals
Serial / Parallel

Digital Values

Digital: discrete levels in waveform.
High level represents **On / 5v / High**
Low level represents **Off / 0v / Low**


Figure 1-5 Logic level ranges of voltage for a digital circuit.




Thomas L. Floyd
Digital Fundamentals, 9e

Copyright ©2008 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.


Manual Switches





Transistors as a Switch

NPN transistor



Transistors



Binary Digits, Logic Levels, and Digital Waveforms

Binary values are also represented by voltage levels





Figure 1-8 Examples of digital waveforms.




Thomas L. Floyd
 Digital Fundamentals, 9e

Copyright ©2008 by Pearson Education, Inc.
 Upper Saddle River, New Jersey 07458
 All rights reserved.


Binary Digits, Logic Levels, and Digital Waveforms

Major parts of a digital pulse

- Base line
- Amplitude
- Rise time (t_r)
- Pulse width (t_w)
- Fall time (t_f)




Binary Digits, Logic Levels, and Digital Waveforms



- t_w = pulse width
- T = period of the waveform
- f = frequency of the waveform

$$f = \frac{1}{T}$$

Timing Diagrams



2 μ s intervals

C_P : periodic clock waveform

t_p : Period of Clock:

F : Frequency

$$f = \frac{1}{t_p}$$


Example

Determine the period of clock waveform whose frequency is 500 kHz.
Draw the clock signal and label the time divisions.




Example

Given the following timing diagram, determine the period of clock, C_P , and its frequency.



TP =
F =


Binary Digits, Logic Levels, and Digital Waveforms



The duty cycle of a binary waveform is defined as:

$$\text{Duty cycle} = \left(\frac{t_w}{T} \right) 100\%$$


Figure 1-10 Example of a clock waveform synchronized with a waveform representation of a sequence of bits.



Thomas L. Floyd
Digital Fundamentals, 9e

Copyright ©2008 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.

Figure 1-12 Illustration of serial and parallel transfer of binary data. Only the data lines are shown.



Thomas L. Floyd
Digital Fundamentals, 9e

Copyright ©2008 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.

Digital Logic Families

Transistor/Transistor Logic (TTL) Integrated Circuit

- Most common integrated circuit
- Will be used with labs in this course
- Uses combinations of bipolar transistors in design of logic gates
- All IC's in this family start with '74' in number

CMOS

- Common integrated circuit
- Uses combinations of metal oxide semiconductor field-effect transistors (FET)
- Advantage: Low power consumption
- Disadvantage: Susceptible to **electrostatic discharge**
- Most IC's in this family start with '40' or have 'HC'

Digital Logic Families

- TTL and CMOS IC's cannot be directly connected to each other since each family uses different voltages for Logic 0 and Logic 1.

Equipment Used in Digital Logic

Figure 1-57 Typical DMMs. Courtesy of B+K Precision®



Thomas L. Floyd
Digital Fundamentals, 9e

Copyright ©2008 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.

Logic Probe



Figure 1-40 A typical dual-channel oscilloscope. Used with permission from Tektronix, Inc.



Thomas L. Floyd
Digital Fundamentals, 9e

Copyright ©2008 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.


Figure 1-47 An oscilloscope voltage probe. Used with permission from Tektronix, Inc.



Thomas L. Floyd
Digital Fundamentals, 9e

Copyright ©2008 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.

Figure 1-49



Thomas L. Floyd
Digital Fundamentals, 9e


Copyright ©2008 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.


Figure 1-50 Typical logic analyzer. Used with permission from Tektronix, Inc.




Thomas L. Floyd
Digital Fundamentals, 9e

Copyright ©2008 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.








Working With IC's


Figure 1-27 Cutaway view of one type of fixed-function IC package showing the chip mounted inside, with connections to input and output pins.



Thomas L. Floyd
Digital Fundamentals, 9e

Copyright ©2008 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.

Figure 1-28 Examples of through-hole and surface-mounted devices. The DIP is larger than the SOIC with the same number of leads. This particular DIP is approximately 0.785 in. long, and the SOIC is approximately 0.385 in. long.



(a) Dual in-line package (DIP)



(b) Small-outline IC (SOIC)

Thomas L. Floyd
Digital Fundamentals, 9e

Copyright ©2008 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458
All rights reserved.
